From cTuning.org
(Difference between revisions)
Current revision (16:56, 14 May 2010) (view source) |
|||
| (45 intermediate revisions not shown.) | |||
| Line 7: | Line 7: | ||
4th Workshop on Statistical and Machine learning approaches to ARchitecture and compilaTion<BR> | 4th Workshop on Statistical and Machine learning approaches to ARchitecture and compilaTion<BR> | ||
(SMART'10) | (SMART'10) | ||
| - | </font><br><br> | + | </font> |
| + | <br><BR> | ||
| + | <font size="3" color="#FF0000"> | ||
| + | '''Keynote talk:''' ''Prof. Keith Cooper, Rice University, USA'' | ||
| + | </font> | ||
| + | <br><BR> | ||
<font size="2"> | <font size="2"> | ||
<i> | <i> | ||
| - | '''January | + | '''January 24, 2010, Pisa, Italy'''<BR><BR> |
(co-located with [http://www.hipeac.net/conference HiPEAC 2010 Conference]) | (co-located with [http://www.hipeac.net/conference HiPEAC 2010 Conference]) | ||
</i> | </i> | ||
</font> | </font> | ||
| + | |||
| + | <br> | ||
| + | <font size="4"> | ||
| + | '''''[[Dissemination:Workshops:SMART10:Program|Final program]]''''' | ||
| + | </font> | ||
| + | |||
</td> | </td> | ||
| - | <td width="160" align="left">http://ctuning.org/wiki/images/logo_processor. | + | <td width="160" align="left">http://ctuning.org/wiki/images/logo_processor.jpg</td> |
</tr> | </tr> | ||
<tr> | <tr> | ||
| Line 27: | Line 38: | ||
'''Steering Committee:'''<BR> | '''Steering Committee:'''<BR> | ||
| - | < | + | * ''[http://www.caps-entreprise.com Francois Bodin]''<BR>CAPS Entreprise, France |
| + | * ''[http://www.cis.udel.edu/~cavazos John Cavazos]''<BR>University of Delaware, USA | ||
| + | * ''[http://users.elis.ugent.be/~leeckhou Lieven Eeckhout]''<BR>Ghent University, Belgium | ||
| + | * ''[http://fursin.net/research Grigori Fursin]''<BR>INRIA, France | ||
| + | * ''[http://www.dcs.ed.ac.uk/home/mob Michael O'Boyle]''<BR>University of Edinburgh, UK | ||
| + | * ''[http://hpc.cs.uiuc.edu/~padua David Padua]''<BR>UIUC, USA | ||
| + | * ''[http://www.lri.fr/~temam Olivier Temam]''<BR>INRIA, France | ||
| + | * ''[http://vuduc.org Richard Vuduc]''<BR>Georgia Tech, USA | ||
'''Program Committee:'''<BR> | '''Program Committee:'''<BR> | ||
* ''[http://www.prism.uvsq.fr/~bad Denis Barthou]''<BR>University of Versailles, France | * ''[http://www.prism.uvsq.fr/~bad Denis Barthou]''<BR>University of Versailles, France | ||
| - | |||
* ''[http://www.cs.utah.edu/~chunchen Chun Chen]''<BR>University of Utah, USA | * ''[http://www.cs.utah.edu/~chunchen Chun Chen]''<BR>University of Utah, USA | ||
* ''[http://www.cs.pitt.edu/~childers Bruce Childers]''<BR>University of Pittsburgh, USA | * ''[http://www.cs.pitt.edu/~childers Bruce Childers]''<BR>University of Pittsburgh, USA | ||
* ''[http://cobweb.ecn.purdue.edu/~eigenman Rudolf Eigenmann]''<BR>Purdue University, USA | * ''[http://cobweb.ecn.purdue.edu/~eigenman Rudolf Eigenmann]''<BR>Purdue University, USA | ||
* ''[http://homepages.inf.ed.ac.uk/bfranke Björn Franke]''<BR>University of Edinburgh, UK | * ''[http://homepages.inf.ed.ac.uk/bfranke Björn Franke]''<BR>University of Edinburgh, UK | ||
| - | |||
* ''[http://polaris.cs.uiuc.edu/~garzaran Maria Garzaran]''<BR>UIUC, USA | * ''[http://polaris.cs.uiuc.edu/~garzaran Maria Garzaran]''<BR>UIUC, USA | ||
* ''[http://www.info.uni-karlsruhe.de/~glesner Sabine Glesner]''<BR>TU Berlin, Germany | * ''[http://www.info.uni-karlsruhe.de/~glesner Sabine Glesner]''<BR>TU Berlin, Germany | ||
| Line 52: | Line 68: | ||
* ''[http://www.cs.wm.edu/~xshen Xipeng Shen]''<BR>College of William & Mary, USA | * ''[http://www.cs.wm.edu/~xshen Xipeng Shen]''<BR>College of William & Mary, USA | ||
* ''[http://www.cs.rice.edu/~linda Linda Torczon]''<BR>Rice University, USA | * ''[http://www.cs.rice.edu/~linda Linda Torczon]''<BR>Rice University, USA | ||
| - | |||
* ''[http://www.cs.utsa.edu/~whaley R. Clint Whaley]''<BR>UTSA, USA | * ''[http://www.cs.utsa.edu/~whaley R. Clint Whaley]''<BR>UTSA, USA | ||
* ''[http://www.ict.ac.cn/english Chengyong Wu]''<BR>ICT, China | * ''[http://www.ict.ac.cn/english Chengyong Wu]''<BR>ICT, China | ||
| Line 59: | Line 74: | ||
</td> | </td> | ||
<td colspan="2" align="left" valign="top"> | <td colspan="2" align="left" valign="top"> | ||
| + | |||
| + | {{CShortCut|workshop-smart10}} | ||
The rapid rate of architectural change and the large diversity | The rapid rate of architectural change and the large diversity | ||
| Line 67: | Line 84: | ||
A similar situation arises in processor design where new approaches | A similar situation arises in processor design where new approaches | ||
are needed to help computer architects make the best use of new underlying | are needed to help computer architects make the best use of new underlying | ||
| - | technologies and to design systems well adapted to | + | technologies and to design systems well adapted to future application domains. |
Recent studies have shown the great potential of statistical machine | Recent studies have shown the great potential of statistical machine | ||
| Line 99: | Line 116: | ||
'''Paper Submission Guidelines:'''<BR> | '''Paper Submission Guidelines:'''<BR> | ||
<ul> | <ul> | ||
| - | Submitted papers should be original and not published or submitted for publication elsewhere. Papers should use the LNCS format and should be 15 pages maximum. Manuscript preparation guidelines can be found at the [http://www.springer.com/computer/lncs LNCS specification web site] (go to -> For Authors -> Information for LNCS Authors). | + | Submitted papers should be original and not published or submitted for publication elsewhere. Papers should use the LNCS format and should be 15 pages maximum. Manuscript preparation guidelines can be found at the [http://www.springer.com/computer/lncs LNCS specification web site] (go to -> For Authors -> Information for LNCS Authors). Papers must be submitted in the PDF format.<BR><BR> |
| + | An informal collection of the papers to be presented will be distributed at the workshop. All accepted papers will appear on the workshop website. | ||
</ul> | </ul> | ||
| Line 109: | Line 127: | ||
{|border="0" cellpadding="4" cellspacing="0" | {|border="0" cellpadding="4" cellspacing="0" | ||
|- | |- | ||
| - | | | + | |Deadline for submission: |
| - | |'''November | + | |<s>'''November 22, 2009'''</s> |
|- | |- | ||
|Decision notification: | |Decision notification: | ||
| - | |'''December | + | |<s>'''December 18, 2009'''</s> |
| + | |- | ||
| + | |Deadline for camera-ready papers: | ||
| + | |<s>'''January 6, 2010'''</s> | ||
|- | |- | ||
|Workshop: | |Workshop: | ||
| - | | '''January | + | | '''January 24, 2010''' (half-day)<BR> |
|} | |} | ||
</ul> | </ul> | ||
| Line 124: | Line 145: | ||
* [http://www.hipeac.net/smart-workshop-08.html SMART'08] | * [http://www.hipeac.net/smart-workshop-08.html SMART'08] | ||
* [http://www.hipeac.net/smart-workshop-07.html SMART'07] | * [http://www.hipeac.net/smart-workshop-07.html SMART'07] | ||
| + | |||
| + | '''Misc:'''<BR> | ||
| + | * [http://ctuning.org/milepost-gcc MILEPOST GCC] - community-driven machine learning enabled self-tuning research compiler | ||
| + | |||
| + | '''Sponsors:'''<BR> | ||
| + | ::[http://www.uvsq.fr http://ctuning.org/wiki/images/logo_uvsq1.jpg] [http://www.hipeac.net http://ctuning.org/wiki/images/logo_hipeac1.gif] | ||
</td> | </td> | ||
</table> | </table> | ||
Current revision
 |
4th Workshop on Statistical and Machine learning approaches to ARchitecture and compilaTion |
 |
||||||||
|
Program Chair:
Workshop Organizers:
Steering Committee:
Program Committee:
|
Web shortcut: http://cTuning.org/workshop-smart10 The rapid rate of architectural change and the large diversity of architecture features has made it increasingly difficult for compiler writers to keep pace with microprocessor evolution. This problem has been compounded by the introduction of multicores. Thus, compiler writers have an intractably complex problem to solve. A similar situation arises in processor design where new approaches are needed to help computer architects make the best use of new underlying technologies and to design systems well adapted to future application domains. Recent studies have shown the great potential of statistical machine learning and search strategies for compilation and machine design. The purpose of this workshop is to help consolidate and advance the state of the art in this emerging area of research. The workshop is a forum for the presentation of recent developments in compiler techniques and machine design methodologies based on space exploration and statistical machine learning approaches with the objective of improving performance, parallelism, scalability, and adaptability. Topics of interest include (but are not limited to):
Paper Submission Guidelines:
An informal collection of the papers to be presented will be distributed at the workshop. All accepted papers will appear on the workshop website. Submission website: Important Dates:
Previous Workshops: Misc:
Sponsors: |
|||||||||
