



5th International Workshop on Statistical and Machine learning approaches to ARchitectures and compilaTion (SMART 2011)

April 2, 2011, Chamonix, France (co-located with **CGO 2011** Conference)

Keynote: **Prof. Markus Püschel**, ETH Zürich, Switzerland
Automatic Performance Tuning and Machine Learning

<http://cTuning.org/workshop-smart2011>

Program Chair:

Francois Bodin

CAPS Entreprise/IRISA, France

Organizers:

Grigori Fursin

Exascale Computing Research,
France

John Cavazos

University of Delaware, USA

Program Committee:

Denis Barthou

University of Bordeaux, France

Marcelo Cintra

University of Edinburgh, UK

Engin Ipek

University of Rochester, USA

Rudolf Eigenmann

Purdue University, UK

Robert Hundt

Google Inc, USA

Allen D. Malony

University of Oregon, USA

Bilha Mendelson

IBM Haifa, Israel

Michael O'Boyle

University of Edinburgh, UK

Markus Püeschel

ETH Zürich, Switzerland

Lawrence Rauchwerger

Texas A&M University, USA

Xipeng Shen

College of William and Mary, USA

Christina Silvano

Politecnico di Milano, Italy

Bronis R. de Supinski

LLNL, USA

Chengyong Wu

ICT, China

Qing Yi

University of Texas at San Antonio,
USA

Steering Committee:

Francois Bodin

CAPS Entreprise, France

John Cavazos

University of Delaware, USA

Lieven Eeckhout

Ghent University, Belgium

Grigori Fursin

INRIA, France

Michael O'Boyle

University of Edinburgh, UK

David Padua

UIUC, USA

Olivier Temam

INRIA, France

Richard Vuduc

Georgia Tech, USA

David Whalley

Florida State University, USA

The rapid rate of architectural change and the large diversity of architecture features has made it increasingly difficult for compiler writers to keep pace with microprocessor evolution. This problem has been compounded by the introduction of multicores. Thus, compiler writers have an intractably complex problem to solve. A similar situation arises in processor design where new approaches are needed to help computer architects make the best use of new underlying technologies and to design systems well adapted to future application domains.

Recent studies have shown the great potential of statistical machine learning and search strategies for compilation and machine design. The purpose of this workshop is to help consolidate and advance the state of the art in this emerging area of research. The workshop is a forum for the presentation of recent developments in compiler techniques and machine design methodologies based on space exploration and statistical machine learning approaches with the objective of improving performance, parallelism, scalability, and adaptability.

Topics of interest include (but are not limited to):

Machine Learning, Statistical Approaches, or Search applied to

- Empirical Automatic Performance Tuning
- Iterative Feedback-Directed Compilation
- Self-tuning Programs, Libraries and Language Extensions
- Dynamic Optimization/Split Compilation/Adaptive Execution
- Adaptive Parallelization
- Low-power Optimizations
- Adaptive Virtualization
- Performance Modeling and Portability
- Adaptive Processor and System Architecture
- Architecture Simulation and Design Space Exploration
- Collective Optimization, Self-tuning Computing Systems
- Other Topics relevant to Intelligent and Adaptive Compilers/Architectures/OS

Paper Submission Guidelines:

Submitted papers should be original and not published or submitted for publication elsewhere. Papers should use the LNCS format and should be 15 pages maximum. Manuscript preparation guidelines can be found at the LNCS website (go to -> For Authors -> Information for LNCS Authors). Papers must be submitted in the PDF using the workshop submission website.

In addition to normal technical papers, please consider submitting "position paper" (2 to 15 pages). For example, a position paper could include your thoughts on compiler evolution, future infrastructure technology needs, use of adaptive techniques for the Cloud, etc.

An informal collection of the papers to be presented will be distributed at the workshop. All accepted papers will appear on the workshop website.

Important Dates:

Final deadline for submission: **February 7, 2011**
Decision notification: **March 7, 2011**
Camera-ready papers: **March 25, 2011**